A	

Please type a plus sign (+) inside this box → 🗐	lease	type	a pius	sign	(+)	inside	this box	<b>→</b>	+
---	-------	------	--------	------	-----	--------	----------	----------	---

PTO/SB/05 (2/98)
Approved for use through 09/30/2000. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Inder the Paperwork Reduction Act of 1995, no persons are required to		# ! - # A!   !h	Attacked to the Control Control	46
inder the Paperwork Reduction Act of 1885. No dersons are required to	respond to a collection o	t intormation unless it	displays a valid Un	4R COULD DRIVE
	10000114 10 4 0011000011 0	7 WHO WHO DO IS	dioping of tune of	in come or manne

# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))

Attomey Docket No. ACT-233

First Inventor or Application Identifier Richard Chan

Title Dedicated Interface Architecture . . .

Express Mail Label No. EM053698969US

*	PPLICATION ELEMENTS oter 600 concerning utility patent application of	ontents.	Assistant Commissioner for Patents ADDRESS TO: Box Patent Application Washington, DC 20231
1.	re Transmittal Form (e.g., PTO/SB/17)  mit an original and a duplicate for fee process coffication [Total Pages ferred arrangement set forth below) ascriptive title of the Invention coss References to Related Applications atement Regarding Fed sponsored R & eference to Microfiche Appendix ackground of the Invention ief Summary of the Invention ief Description of the Drawings (if filed) estailed Description aim(s) astract of the Disclosure wing(s) (35 U.S.C. 113) [Total Sheets]	24 ]  D  F.R. § 1.63(dompleted)  deleting rapplication, and 1.33(b). is checked) from which and der Box 4b, index	6. Microfiche Computer Program (Appendix)  7. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)  a. Computer Readable Copy  b. Paper Copy (identical to computer copy)  c. Statement verifying identity of above copies  ACCOMPANYING APPLICATION PARTS  8. Assignment Papers (cover sheet & document(s))  9. 37 C.F.R.§3.73(b) Statement (when there is an assignee) Power of Attorney  10. English Translation Document (if applicable)  11. Information Disclosure Copies of IDS Statement (IDS)/PTO-1449 Citations  12. Preliminary Amendment  13. X Return Receipt Postcard (MPEP 503) (Should be specifically itemized)  * Small Entity Statement filed in prior application, Status still proper and desired  15. Certified Copy of Priority Document(s) (if foreign priority is claimed)  16. X Other: Transmittal letter
	cation and is hereby incorporated by ref		n. upply the requisite information below and in a preliminary amendment:
□∞		ation-in-part (C	
1101 001		RESPONDE	NCE ADDRESS
☐ Customer Number or Bar Code Label  (Insert Customer No. or Attach bar code label here)  Correspondence address below			
Name	Kenneth D'Alessandro D'Alessandro & Ritch		
Address	P.O. Box 640640		
City	San Jose	State	CA <b>Zip Code</b> 95164-0640
Country		elephone	408-441-1100 Fax 408-441-8400
Name (P Signature	977	t ( thé	Registration No. (Attorney/Agent) 31, 562  Date 28 APR 98

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re A	application of:	) Art Unit:
	rd Chan, Bill Shi, Sinan Kaptanoglu awrence Cheng	) Examiner:
Serial	No. [Not yet assigned]	
Filed:	April 28, 1998	
For:	DEDICATED INTERFACE ARCHITECTURE FOR A HYBRID INTEGRATED CIRCUIT	) ) )

CERTIFICATE OF MAILING

"Express Mail" mailing label no: EM053698969US

Date of Deposit: April 28, 1998

I hereby certify that this correspondence is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR

1.10 on the date indicated above and is addressed to:

Box Patent Application

Assistant Commissioner for Patents Washington, D.C. 20231

Michelle Leicester

#### TRANSMITTAL LETTER

Honorable Assistant Commissioner for Patents Box Patent Application Washington, D.C. 20231

Dear Sir:

Enclosed for filing please find the patent application for an invention entitled, "Dedicated Interface Architecture for a Hybrid Integrated Circuit", filed on behalf of Actel Corporation, assignee from inventors Richard Chan, Bill Shi, Sinan Kaptanoglu and Lawrence Cheng, including Utility Patent Application Transmittal, 15 pages of specification, 8 pages of claims, 14 sheets of drawing figures, and 1 page of Abstract.

The attorney's Docket Number is ACT-233.

Kindly address all communications regarding this application to:

Kenneth D'Alessandro D'Alessandro & Ritchie P.O. Box 640640 San Jose, CA 95164-0640 Telephone (408) 441-1100

No fee is being paid at this time.

Respectfully submitted, D'ALESSANDRO & RITCHIE

Dated: April 28, 1998

David B. Ritchie Reg. No. 31,562

D'Alessandro & Ritchie P.O. Box 640640 San Jose, CA 95164-0640 (408) 441-1100

5

This application is submitted in the name of inventors Richard Chan, Bill Shi, Sinan Kaptanoglu, and Lawrence Cheng, all assignors to Actel Corporation, a California Corporation.

#### SPECIFICATION

#### TITLE OF THE INVENTION

# DEDICATED INTERFACE ARCHITECTURE FOR A HYBRID INTEGRATED CIRCUIT

#### **BACKGROUND OF THE INVENTION**

#### 1. Field of the invention.

The present invention relates to a hybrid integrated circuit containing an FPGA portion and an ASIC portion. More particularly, this invention relates to an interface between the FPGA and the ASIC portions of a hybrid integrated circuit.

#### 2. The Prior Art.

A field programmable gate array (FPGA) may be programmed to execute a wide variety of logic functions, providing designers the ability to design circuits for specific applications. Other advantages of an FPGA are that the design time is short so it can be marketed much quicker and the design is such that can be changed easily. In an FPGA, however, many of the gates may go unused. An application-specific integrated circuit (ASIC), on the other hand, is designed only to perform certain specific tasks, and therefore does not result in wasted gates. However the design and testing phase of an ASIC is quite complex and expensive because an ASIC must be mask-programmed, and therefore the production of an ASIC only makes fiscal sense when the ASIC is to be

5

produced in large quantities.

A hybrid integrated circuit (IC) provides some portion of the advantages of both designs. A hybrid IC includes both an FPGA and an ASIC portion. Of major concern in designing a hybrid IC is providing a suitable interface between the FPGA and ASIC portions of the IC. In order for the IC to perform its tasks properly, the FPGA and ASIC portions must be able to communicate effectively with each other. Conventionally, the interface has been designed to have the ASIC portion communicate with the FPGA portion, as will be described below, through the boundary between the FPGA portion and the ASIC portion using a plurality of connections between the edge of the ASIC portion and the edge of the FPGA portion.

FIGS. 1A-1F depict several examples of different designs of the layout architecture of a hybrid IC as known in the art. In FIGS. 1A-1F, each IC 2 has a plurality of I/O modules 10 running along the perimeter of the IC 2 wherein the orientation of the FPGA portion 14 and the ASIC portion 2 varies among the figures.

FIG. 1A illustrates a smaller ASIC portion 12 positioned below a larger FPGA portion 14. FIG. 1B illustrates a larger ASIC 12 portion positioned below a smaller FPGA 14 portion. FIG. 1C illustrates an ASIC portion 12 positioned at the bottom right corner of an FPGA portion 14. FIG. 1D illustrates an ASIC portion 12 positioned at the upper left corner of and FPGA portion 14. FIG. 1E illustrates an ASIC portion 12 positioned within an FPGA portion 14, near the bottom right corner. FIG. 1F illustrates an FPGA

5

portion 14 positioned within an ASIC portion 12, near the upper left corner. It will be appreciated that other orientations of the FPGA portion 14 and the ASIC portion 12 of the IC 2 are well known in the art.

In FIG. 2, the FPGA portion 14 and the ASIC portion 12 of the IC 2 depicted in FIG. 1A are illustrated in greater detail. In FIG. 2, the FPGA portion 14 is made up of an array of logic modules 16 with horizontal and vertical routing resources provided for connecting the logic modules 16 as well as for communication with the ASIC portion 12. Communication between the ASIC portion 12 and the FPGA portion 14 is then accomplished by connecting the ASIC portion 12 to the boundary between the FPGA portion 14 and the ASIC portion 12. The boundary between the FPGA portion 14 and the ASIC portion 12 is connected to the vertical or horizontal routing resources. Signals are then sent from the ASIC portion 12 through the boundary between the ASIC portion 12 and the FPGA portion 14 and through the horizontal and vertical routing resources until reaching the desired logic modules 16. Communication from the logic modules 16 of the FPGA portion 14 to the ASIC portion 12 is accomplished in the reverse manner by sending signals from the desired logic modules 16 through the horizontal and vertical routing resources of the FPGA portion 14 until reaching the boundary between the FPGA portion 14 and the ASIC portion 12 and into the ASIC portion 12.

FIG. 3 depicts another embodiment of a hybrid IC as known in the art. This embodiment contains an FPGA portion 14 having a multi-level hierarchial design (in this

5

example, a three-level hierarchial design) rather than simply an array of logic modules. The FPGA portion 14 comprises nine logic blocks 18 having horizontal and vertical routing resources. Each logic block 18 comprises another nine logic blocks 20 having local routing resources. The logic blocks in the second level of the hierarchial design will be termed clusters in this specification to distinguish them from the logic blocks in the first level of the hierarchial design. It should be appreciated, however, that since such a hierarchial design may conceivably have an unlimited number of levels, each having logic blocks and local routing resources, the term "cluster" should not be read as limiting the invention to only a three-level design. Each of the logic blocks (clusters) 20 then comprises a plurality of logic blocks, which in this example are logic modules with local routing resources, but may also be configurable function generators, logic blocks containing another level of logic blocks, etc.

Communication between the ASIC portion 12 and the FPGA portion 14 is accomplished by connecting the ASIC portion 12 to the boundary between the FPGA portion 14 and the ASIC portion 12 and the first level of horizontal or vertical routing resources to the boundary between the FPGA portion 14 and the ASIC portion 12. Signals are then sent from the ASIC portion 12 through the boundary between the FPGA portion 14 and the ASIC portion 12 and through the horizontal and vertical routing resources at the first hierarchial level (the routing resources positioned between each logic block 18). The signals then pass to the horizontal and vertical routing resources at the second hierarchial level (the routing resources between each logic block or cluster 20) and then the third hierarchial level (the routing resources between each

20

5

logic block at this level).

The interfaces described have several drawbacks. First, these interfaces run at relatively slow speeds. This slow speed is exasperated by the relatively large distances between the logic modules and the interface. Second, routing congestion is common at the boundary between the FPGA portion 14 and the ASIC portion 12 in these types of designs. Alleviating this routing congestion using a routing resource requires that a significant amount of space be allocated for the routing resource between the FPGA portion 14 and the ASIC portion 12.

In addition to the routing and speed problems of the prior art interfaces, the fixed pin location and order for signals sent from the ASIC 12 portion to the FPGA 14 portion may cause FPGA place and route difficulties. Also, the asymmetrical number of I/O connections required for each side of the FPGA portion may also cause FPGA place and route difficulties.

Another drawback of these interfaces is that they require that both the FPGA portion 14 and the ASIC 12 portion be hardwired onto the IC 2 during the design phase. This prevents the use of interchangeable modules for the FPGA portion 14 and the ASIC portion 12.

Clearly, an interface between the FPGA and ASIC portions of a hybrid IC that does not suffer from the drawbacks of the prior art is needed.

#### BRIEF DESCRIPTION OF THE INVENTION

An interface design for a hybrid IC that utilizes dedicated interface tracks to allow signals to interface distributively with the logic blocks of the FPGA portion providing for faster and more efficient communication between the FPGA and ASIC portions of the hybrid IC.

According to a first embodiment of the present invention, a plurality of dedicated interface tracks are connected directly between the ASIC portion and each individual logic block at the lowest level of the FPGA portion of a hybrid IC. By providing a direct connection from the ASIC portion to individual logic blocks of the FPGA portion, the local routing resources may be bypassed. As a result, there is less congestion in the system.

According to a second aspect of the present invention, the dedicated interface tracks are connected directly between the ASIC portion to logic blocks at any level of the FPGA portion of a hybrid IC. Connection to the lowest level of logic blocks is accomplished using local routing resources. This design has the advantage of bypassing some of the local routing resources, easing congestion and increasing speed, but allowing some local routing resources to complete the connection to the logic blocks at the lowest level of the FPGA portion of the hybrid IC.

15

#### BRIEF DESCRIPTION OF THE DRAWINGS

- FIGS. 1A-1F illustrate various placements of the ASIC portion and FPGA portion of a hybrid IC as known previously in the art.
- FIG. 2 illustrates a first embodiment known in the art of the arrangement of logic modules and their connection to an ASIC portion of a hybrid IC.
  - FIG. 3 illustrates a second embodiment known in the art of the arrangement of logic modules and their connection to an ASIC portion of a hybrid IC.
  - FIG. 4 illustrates a general view of a preferred embodiment according to the present invention.
  - FIG. 5 illustrates in greater detail the embodiment in FIG. 4, indicating the internal workings of the FPGA-ASIC routing channel, the interface buffers, and the direct interface tracks.
  - FIG. 6. illustrates in greater detail the embodiment in FIG. 4, indicating how the direct interface tracks connect to the logic modules or local or global routing resources.
- FIG. 7 illustrates another embodiment of the present invention, indicating the addition of JTAG or other diagnostic buffers to the connection between the ASIC portion and the FPGA portion of the hybrid IC.

- FIG. 8 illustrates in greater detail the embodiment in FIG. 7, indicating the internal workings of the FPGA-ASIC routing channel, the interface buffers, the JTAG buffers, and the direct interface tracks.
- FIG. 9 illustrates another embodiment of the present invention, indicating how the I/O modules may be directly interfaced with the FPGA through the interface between the FPGA portion and the ASIC portion.
  - FIG. 10 illustrates another embodiment of the present invention, indicating how the interface may be expanded to two sides of the IC.
  - FIG. 11 illustrates another embodiment of the present invention, indicating how the ASIC portion may be connected directly to the interface buffers, without passing through a programmable routing channel.
  - FIG. 12 illustrates another embodiment of the present invention, indicating that the ASIC portion may be connected directly to the FPGA portion, without passing through a programmable routing channel or interface buffers.
- FIG. 13 illustrates another embodiment of the present invention, indicating that the I/O modules or interface buffers may be located inside the individual components.

5

FIG. 14 illustrates another embodiment of the present invention, indicating that the I/O modules or interface buffers may be located inside the individual components, residing only in the bottom row of components.

#### DETAILED DESCRIPTION OF THE INVENTION

Those of ordinary skill in the art will realize that the following description of the present invention is illustrative only and not in any way limiting. Other embodiments of the invention will readily suggest themselves to such skilled persons.

According to a first embodiment of the present invention, a plurality of dedicated interface tracks are connected directly between the ASIC portion and each individual logic block at the lowest level of the FPGA portion of a hybrid IC. By providing a direct connection from the ASIC portion to individual logic blocks of the FPGA portion, the local routing resources may be bypassed. As a result, there is less congestion in the system.

According to a second aspect of the present invention, the dedicated interface tracks are connected directly between the ASIC portion to logic blocks at any level of the FPGA portion of a hybrid IC. This design has the advantage of bypassing some of the local routing resources, easing congestion and increasing speed, but allowing some local routing resources to complete the connection to the logic blocks at the lowest level of the FPGA portion of the hybrid IC.

5

One of ordinary skill in the art will recognize that the FPGA portion may have a hierarchial design made up of any number of levels, each level containing one or more blocks, each block possibly containing another level of blocks or, at the lowest level of the design, a logic module, configurable function generator, etc. Each level in the hierarchial design may then also contain local routing resources, allowing communication between each block but also allowing communication to a dedicated interface track if the designer so wishes.

A hierarchial FPGA architecture is depicted in FIG. 4 similar to that described above with respect to FIG. 3. Briefly, the hierarchial FPGA architecture has various horizontal and vertical interconnect conductors that programmably connect groups of logic resources at each level in the hierarchial design. FIG. 4 further illustrates a hybrid IC 2 architecture having dedicated interface tracks 24 connected between the ASIC portion 12 and each logic block 20 at the lowest level of the FPGA portion 14. The invention is not limited to direct connection to the logic blocks 20 in the hierarchial design of FIG. 4, but may also be employed to connect directly to the logic blocks at any level of the FPGA portion 14 of any hybrid IC. In an alternative embodiment, the dedicated interface tracks 24 may be connected to the local interconnect conductors between the logic blocks 20 of an FPGA portion of a hybrid IC. This may be accomplished by connecting the dedicated interface tracks 24 to the local interconnect conductors at the edge of a block 22 located on a higher level.

In FIG. 4, interface buffers 26 and a routing channel 28 are placed between the

5

FPGA portions and the ASIC portion. The dedicated interface tracks 24 run from the individual components to the interface buffers 26. The interface buffers 26 are connected to the routing channel 28, which is then connected to the ASIC portion 12. Thus a signal from the ASIC portion 12 passes through the routing channel 28, then through the interface buffers 26, then to the dedicated interface tracks which complete the connection to individual logic modules. The interface buffers 26 and the routing channel 28 are, however, optional devices and are not required for the use of the present invention.

FIG. 5 depicts the interface buffers 26 and the FPGA-ASIC routing channel 28 of FIG. 4 in greater detail. Each interface buffer 26 may include an output buffer 30, an input buffer 32, first, second, and third multiplexors 34-1, 34-2, and 34-3, a configurable register, memory, or programmable elements 36, and may also contain a first and second local enable 38-1 and 38-2. The first and second local enables 38-1 and 38-2 may be connected to programming elements in the FPGA-ASIC routing channel 28. The interface buffer 26, however, is not limited to this design and may be any type of buffering or logic device that performs buffering. Therefore, signals to be sent from the ASIC portion 12 to the FPGA portion 14 may first travel through the FPGA-ASIC routing channel 28, which directs them to the appropriate local enables 38, which in turn travel through the interface buffer 26 to the appropriate inbound dedicated interface track leading to a logic block in the FPGA portion 14. Should the same signals need to be sent to a plurality of logic blocks of an FPGA portion 14 at the same time, global enables 40, which connect to all of the interface buffers in the same way that the local

20

5

enables 38 connect to single interface buffers, may be used.

Signals from the FPGA portion 14 to the ASIC portion 12 are handled in the reverse direction. One interesting result of the design of the interface buffers depicted in FIG. 5 is the ability of the interface buffers to route the output of the FPGA portion 14 back into the FPGA portion 14 without first going through the FPGA-ASIC routing channel 28 or through the ASIC 14 itself. This allows for more flexibility in the design and programming of these integrated circuits, as communication between elements of the FPGA portion 14 may be facilitated without the use of routing resources within the FPGA portion 14 itself.

The FPGA-ASIC routing channel 28 depicted in FIG. 5 may be either hardwired or contain a plurality of programming elements 42. These programming elements may be elements like an SRAM, an antifuse, and an EPROM, for example. This routing resource is employed to facilitate the distribution of the signals between the ASIC portion 12 and the FPGA portion 14. It will be appreciated by those of ordinary skill in the art that there are many ways to accomplish this distribution of signals, only one of which is through an FPGA-ASIC routing channel 28.

FIG. 6 illustrates in greater detail the connections between the dedicated interface tracks and the individual blocks or modules, or local or global routing resources of the FPGA portion 14 of the hybrid FPGA-ASIC 2 of FIG. 4. In FIG. 6, logic modules are depicted as the blocks 44 at the lowest level of the FPGA portion 14. However, those of

5

ordinary skill in the art will recognize that any number of different types of modules may be placed at the lowest level of an FPGA portion 14. FIG. 6 depicts three of the many different ways in which the dedicated interface tracks 24 may be connected. Junction 46 shows a dedicated interface track 24 hardwired to a block (cluster) 20 in the second level of the hierarchial design. Junction 48 shows a dedicated interface track 24 connected to a block (cluster) 20 in the second level of the hierarchial design through the use of a programmable element. In the blocks 20 connected to each of junctions 46 and 48, local routing resources within the block 20 will have to complete the connected between the dedicated interface tracks 24 and the logic block 44 at the lowest level of the design. Junction 50 depicts a dedicated interface track 24 connected directly to a block 44 at the lowest level of the FPGA portion 14.

Connecting the dedicated interface tracks directly to each block 44 at the lowest level of the FPGA portion 14 results in less congestion and, therefore, higher speed communications through the integrated circuit. However, connection directly to each block 44 at the lowest level of the FPGA portion 14 requires a large number of direct interface tracks 24. Therefore, it may be desirable to connect a portion or all of the dedicated interface tracks 24 to blocks at a higher level of the hierarchial design and allow local routing resources to complete the connection. This will reduce the number of dedicated interface tracks 24 required on the IC. While this will also reduce the speed of the communications, it is still faster than the prior art interfaces and it avoids the routing congestion at the FPGA-ASIC boundary that occurs in the prior art.

20

5

In an alternative embodiment illustrated in FIG. 7, a JTAG or other diagnostic 52 feature is depicted having a plurality of JTAG or diagnostic buffers 54. This feature is useful in testing the hybrid IC 2.

FIG. 8 depicts the bottom of an IC containing such a JTAG or other diagnostic feature 52 as illustrated in FIG. 7 in greater detail. One of ordinary skill in the art will recognize that the JTAG or other diagnostic feature 52 is only one way to test a hybrid IC, and it may be implemented in many possible ways, only one of which is depicted in the figures.

In another alternative embodiment illustrated in FIG. 9, I/O modules 10 which had, in previous figures, been attached directly to the ASIC portion 12, may instead be directly interfaced with the FPGA 14, either with or without the JTAG or other diagnostic feature 52, the FPGA-ASIC routing channel 28, and the interface buffers 26. Additionally, I/O modules 10 may be connected directly to the FPGA-ASIC routing channel 28 or to the JTAG or other diagnostic buffers 52. Individual I/O modules may also be connected to more than one device, proving input or output to multiple devices simultaneously.

In FIG. 10, according to the present invention, a second side 72 of the hybrid IC is illustrated. Dedicated interface tracks from the second side 72 may either directly interface with the logic blocks of the FPGA portion 14 or interface with the dedicated interface tracks of the first side using programmable elements or the like. Those of

20

5

ordinary skill in the art will recognize that there are many possible ways to connect the dedicated interface tracks of the second side 72 to either the FPGA portion 14 or the dedicated interface tracks of the first side. It is also clear that the present invention may similarly be expanded to a three or a four-sided embodiment.

FIG. 11 depicts an example of a hybrid IC 2 that utilizes interface buffers 26 but not an FPGA-ASIC routing channel. FIG. 12 depicts an example of a hybrid IC 2 that does not utilize either interface buffers or a FPGA-ASIC routing channel, but instead connects the ASIC portion 12 directly to the FPGA portion 14 through the dedicated interface tracks.

FIG. 13 illustrates another way to place interface buffers or I/O modules on the hybrid FPGA-ASIC. An input/output module (IOM) 82 or an interface buffer 84 may be placed inside the logic blocks in the FPGA portion should the designer so desire. FIG. 14 depicts a design similar to that of FIG. 13, except where each IOM 82 and interface buffer 84 is placed in the bottom row of blocks or clusters in order to reduce the length of the dedicated interface tracks that connect them to the ASIC portion.

While embodiments and applications of this invention have been shown and described, it would be apparent to those skilled in the art that many more modifications than mentioned above are possible without departing from the inventive concepts herein. The invention, therefore, is not to be restricted except in the spirit of the appended claims.

#### **CLAIMS**

What is claimed is:

1. An interface architecture in an integrated circuit comprising:

an FPGA portion of said integrated circuit having logic blocks for implementing logic functions and interconnect conductors for programmably connecting said logic blocks

an ASIC portion of said integrated circuit having mask programmed logic circuits and mask programmed interconnect conductors between said logic circuits; and

mask programmed dedicated interface tracks connected between said logic blocks in said FPGA portion and said mask programmed interconnect conductors in said ASIC portion.

- 2. The interface architecture of claim 1, wherein interconnect conductors in said FPGA portion include local routing resources.
- 3. The interface architecture of claim 1, further including interface buffers disposed in series with said dedicated interface tracks between said FPGA portion and said ASIC portion.
- 4. The interface architecture of claim 3 wherein each of said interface buffers includes:

an input buffer;

an output buffer, said output buffer connected to said input buffer;

three multiplexors, two of said multiplexors connected to said output buffer and one of said multiplexors connected to said input buffer; and

a configurable register, said configurable register connected to each of said multiplexors.

5. The interface architecture of claim 3 wherein each of said interface buffers includes:

an input buffer;

an output buffer, said output buffer connected to said input buffer;

three multiplexors, two of said multiplexors connected to said output buffer and one of said multiplexors connected to said input buffer; and

a memory store, said memory store connected to each of said multiplexors.

6. The interface architecture of claim 3 wherein each of said interface buffers includes:

an input buffer;

an output buffer, said output buffer connected to said input buffer;

three multiplexors, two of said multiplexors connected to said output buffer and one of said multiplexors connected to said input buffer; and

programmable elements, said programmable elements connected to each of said multiplexors.

- 7. The interface architecture of claim 1, further including an FPGA-ASIC routing channel arranged between said dedicated interface tracks and said ASIC portion.
- 8. The interface architecture of claim 7, wherein said FPGA-ASIC routing channel is mask-programmable.
  - 9. The interface architecture of claim 7, wherein said FPGA-ASIC routing channel is field-programmable.
  - 10. The interface architecture IC of claim 1, further including JTAG buffers arranged between said dedicated interface tracks and said ASIC portion.
  - 11. The interface architecture of claim 1, further including a plurality of I/O modules arranged on the perimeter of the IC.
    - 12. The interface architecture of claim 11, wherein one or more of said I/O modules are connected to said FPGA portion through a routing channel.
- 13. The interface architecture of claim 11, wherein one or more of said I/O15 modules are connected to said ASIC portion.
  - 14. The interface architecture of claim 9, further including a plurality of I/O

modules arranged on the perimeter of the IC.

- 15. The interface architecture of claim 14, wherein one or more of said I/O modules are connected to said FPGA-ASIC routing channel.
- 16. The interface architecture of claim 1, wherein said ASIC portion is adjacentto one side of said FPGA portion.
  - 17. The interface architecture of claim 1, wherein said ASIC portion is adjacent to two sides of said FPGA portion.
  - 18. The interface architecture of claim 1, wherein said ASIC portion is adjacent to three sides of said FPGA portion.
  - 19. The interface architecture of claim 1, wherein said ASIC portion is adjacent to four sides of said FPGA portion.
  - 20. The interface architecture of claim 1, wherein said FPGA portion has a hierarchial design including a plurality of levels, each of said levels containing local routing resources and a plurality of blocks, each of said blocks including either a module or another of said levels.
    - 21. An interface architecture in an integrated circuit comprising:

10

20

an FPGA portion of said integrated circuit having a plurality of levels, each of said levels containing local routing resources and a plurality of blocks, each of said blocks including either a module or another of said levels;

an ASIC portion of said integrated circuit having mask programmed interconnect conductors between logic portions of said ASIC portion;

mask programmed dedicated interface tracks connected between said modules or blocks in said FPGA portion and said mask programmed interconnect conductors in said ASIC portion.

- 22. The interface architecture of claim 21, wherein each of said blocks in said FPGA portion contains local routing resources.
- 23. The interface architecture of claim 21, further including interface buffers arranged between said dedicated interface tracks and said ASIC portion.
- 24. The interface architecture of claim 23 wherein each of said interface buffers includes:

an input buffer;

an output buffer, said output buffer connected to said input buffer;

three multiplexors, two of said multiplexors connected to said output buffer and one of said multiplexors connected to said input buffer; and

a configurable register, said configurable register connected to each of said multiplexors.

25. The interface architecture of claim 23 wherein each of said interface buffers includes:

an input buffer;

an output buffer, said output buffer connected to said input buffer;

three multiplexors, two of said multiplexors connected to said output buffer and one of said multiplexors connected to said input buffer; and

a memory store, said memory store connected to each of said multiplexors.

26. The interface architecture of claim 23 wherein each of said interface buffers includes:

an input buffer;

an output buffer, said output buffer connected to said input buffer;

three multiplexors, two of said multiplexors connected to said output buffer and one of said multiplexors connected to said input buffer; and

programmable elements, said programmable elements connected to each of said multiplexors.

- 27. The interface architecture of claim 21, further including an FPGA-ASIC routing channel arranged between said dedicated interface tracks and said ASIC portion.
  - 28. The interface architecture of claim 27, wherein said FPGA-ASIC routing


channel is mask-programmable.

- 29. The interface architecture of claim 27, wherein said FPGA-ASIC routing channel is field-programmable.
- The interface architecture of claim 21, further including JTAG buffers
   arranged between said dedicated interface tracks and said ASIC portion.
  - 31. The interface architecture of claim 21, further including a plurality of I/O modules arranged on the perimeter of the IC.
  - 32. The interface architecture of claim 31, wherein one or more of said I/O modules are connected to said FPGA portion through a routing channel.
  - 33. The interface architecture of claim 31, wherein one or more of said I/O modules are connected to said ASIC portion.
  - 34. The interface architecture of claim 29, further including a plurality of I/O modules arranged on the perimeter of the integrated circuit.
- 35. The interface architecture of claim 34, wherein one or more of said I/O modules are connected to said FPGA-ASIC routing channel.

- 36. The interface architecture of claim 21, wherein said ASIC portion is adjacent to one side of said FPGA portion.
- 37. The interface architecture of claim 21, wherein said ASIC portion is adjacent to two sides of said FPGA portion.
- 5 38. The interface architecture of claim 21, wherein said ASIC portion is adjacent to three sides of said FPGA portion.
  - 39. The interface architecture of claim 21, wherein said ASIC portion is adjacent to four sides of said FPGA portion.

#### ABSTRACT OF THE DISCLOSURE


An interface design for a hybrid IC that utilizes dedicated interface tracks to allow signals to interface distributively with the logic blocks of the FPGA portion providing for faster and more efficient communication between the FPGA and ASIC portions of the hybrid IC.




F16. 1F

F16. 1E


**;**,



F16. 2




F16. 3




F16.4


 $\ddot{i}$ 




F16.5



F16.6




F16. 7



F16. 8


;;



F16.9


9/14

;;




F16. 10


;;




F16.11



F16. 12




F16. 13



F16. 14

## United States Patent & Trademark Office

Office of Initial Patent Examination -- Scanning Division



Application deficiencies found during scanning:

ı	. A	oplication papers are not suitable for scanning and are not in compliance with 37 CFR 1.5
	be	cause:
		All sheets must be the same size and either A4 (21 cm x 29.7 cm) or 8-1/2"x 11".
		Pages do not meet these requirements.
		Papers are not flexible, strong, smooth, non-shiny, durable, and white.
		Papers are not typewritten or mechanically printed in permanent ink on one side.
		Papers contain improper margins. Each sheet must have a left margin of at least
		2.5 cm (1") and top, bottom and right margins of at least 2.0 cm (3/4").
		Papers contain hand lettering.
2.		wings are not in compliance and were not scanned because:  The drawings or copy of drawings are not suitable for electronic reproduction.  All drawings sheets are not the same size. Pages must be either A4 (21 cm x 29.7 cm) or 8-1/2" x 11".  Each sheet must include a top and left margin of at least 2.5 cm (1"), a right margin of at least 1.5 cm (9/16") and a bottom margin of at least 1.0 cm (3/8").
3.	Page repr	are not of sufficient clarity, contrast and quality for electronic roduction.
4.	Page	e(s) are missing.
5.	OTE	IER: NO Declaration